Multi-Function All-Digital Phase-Locked Loop
碩士 === 國立交通大學 === 電子研究所 === 105 === An ADPLL with spread spectrum circuit, fractional-N circuit, spur reduction circuit, and higher order loop filter is presented. By modulating the output frequency with the triangular profile generator, the simulated EMI reduction can be 30dB. The reference spurs w...
Main Authors: | Chin, Yu-Tung, 秦語彤 |
---|---|
Other Authors: | Jou, Shyh-Jye |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/15098274862183007233 |
Similar Items
-
Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010) -
AN ALL DIGITAL PHASE LOCKED LOOP
by: Greco, J., et al.
Published: (1972) -
All Digital Phase-Locked Loop
by: Ya-lan Tsao, et al.
Published: (1996) -
All Digital Phase-Locked Loop With Programmable Phase Injection Locking
by: Kung, Fan-Hsiang, et al.
Published: (2009) -
An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
by: Yun-Chen Chuang, et al.
Published: (2011)