Implementation of DVB-T Baseband Receiver with a SDR platform
碩士 === 國立中央大學 === 通訊工程學系 === 105 === Digital Video Broadcasting - Terrestrial is a digital video broadcast standard adopted in Taiwan, and it is ratifies by European Broadcast Union. In this thesis, we implement the DVB-T Baseband Receiver with a Realistic Software-defined Radio platform. Our labor...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/w97zhp |
id |
ndltd-TW-105NCU05650001 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-105NCU056500012019-05-15T23:17:15Z http://ndltd.ncl.edu.tw/handle/w97zhp Implementation of DVB-T Baseband Receiver with a SDR platform 以軟體定義無線電實現DVB-T基頻接收機 Hsu, Jing-Ming 許景銘 碩士 國立中央大學 通訊工程學系 105 Digital Video Broadcasting - Terrestrial is a digital video broadcast standard adopted in Taiwan, and it is ratifies by European Broadcast Union. In this thesis, we implement the DVB-T Baseband Receiver with a Realistic Software-defined Radio platform. Our laboratory combine FPGA and Radio Frequency module(AD9361) to finish SDR platform. This baseband receiver need the digital signal processing units which are down sampling, time synchronizer, frequency synchronizer, Fast Fourier Transform processor, channel estimator, channel equlizer. First, recording DVB-T signal is programmed using MATLAB to demodulate the signal. Second, the specification for each digital signal processing units is designed, progrmaed by using Verilog hardware description language and verified with ModelSim. Then, the real-time haradware is implemented and verified with SDR platform. The measurement and analysis of recording signal in the difference places by DVB-T Baseband Receiver with a Realistic Software-defined Radio platform. Yih-Ming Chen 陳逸民 2016 學位論文 ; thesis 87 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中央大學 === 通訊工程學系 === 105 === Digital Video Broadcasting - Terrestrial is a digital video broadcast standard adopted in Taiwan, and it is ratifies by European Broadcast Union. In this thesis, we implement the DVB-T Baseband Receiver with a Realistic Software-defined Radio platform.
Our laboratory combine FPGA and Radio Frequency module(AD9361) to finish SDR platform. This baseband receiver need the digital signal processing units which are down sampling, time synchronizer, frequency synchronizer, Fast Fourier Transform processor, channel estimator, channel equlizer. First, recording DVB-T signal is programmed using MATLAB to demodulate the signal. Second, the specification for each digital signal processing units is designed, progrmaed by using Verilog hardware description language and verified with ModelSim. Then, the real-time haradware is implemented and verified with SDR platform. The measurement and analysis of recording signal in the difference places by DVB-T Baseband Receiver with a Realistic Software-defined Radio platform.
|
author2 |
Yih-Ming Chen |
author_facet |
Yih-Ming Chen Hsu, Jing-Ming 許景銘 |
author |
Hsu, Jing-Ming 許景銘 |
spellingShingle |
Hsu, Jing-Ming 許景銘 Implementation of DVB-T Baseband Receiver with a SDR platform |
author_sort |
Hsu, Jing-Ming |
title |
Implementation of DVB-T Baseband Receiver with a SDR platform |
title_short |
Implementation of DVB-T Baseband Receiver with a SDR platform |
title_full |
Implementation of DVB-T Baseband Receiver with a SDR platform |
title_fullStr |
Implementation of DVB-T Baseband Receiver with a SDR platform |
title_full_unstemmed |
Implementation of DVB-T Baseband Receiver with a SDR platform |
title_sort |
implementation of dvb-t baseband receiver with a sdr platform |
publishDate |
2016 |
url |
http://ndltd.ncl.edu.tw/handle/w97zhp |
work_keys_str_mv |
AT hsujingming implementationofdvbtbasebandreceiverwithasdrplatform AT xǔjǐngmíng implementationofdvbtbasebandreceiverwithasdrplatform AT hsujingming yǐruǎntǐdìngyìwúxiàndiànshíxiàndvbtjīpínjiēshōujī AT xǔjǐngmíng yǐruǎntǐdìngyìwúxiàndiànshíxiàndvbtjīpínjiēshōujī |
_version_ |
1719144366842314752 |