VLSI Architecture of Weighted Mode Filter for 4K Ultra-HD Depth Upsampling

VLSI Architecture of Weighted Mode Filter for 4K Ultra-HD Depth Upsampling

碩士 === 國立清華大學 === 電機工程學系所 === 105 === abstract hide

Bibliographic Details
Main Authors:	Yang, Bo-Hsiang, 楊博翔
Other Authors:	Huang, Chao-Tsung
Format:	Others
Language:	en_US
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/handle/2r9pa6

Similar Items

Image and Depth Image Upsampling Using Adaptive Local Weighted Kernel
by: Shi-Han Zhou, et al.
Published: (2015)

Implementing extreme upsampling filters with a multiply-less architecture
by: Hillger, Jason J., et al.
Published: (2010)

Fast and Effective Successive Content-aware Filtering-based Upsampling for Depth Maps
by: Yu-Ling Tseng, et al.
Published: (2018)

VLSI System Implementation of Phase-Based View Synthesis for 4K Ultra-HD 3DTV
by: Huang, Han-Chih, et al.
Published: (2018)

A Study of Image Upsampling and Downsampling Filters
by: Dragoș Dumitrescu, et al.
Published: (2019-04-01)

Depth Map Upsampling via Multimodal Generative Adversarial Network
by: Jun-Ming Lin, et al.
Published: (2018)

High-Fidelity Depth Upsampling Using the Self-Learning Framework
by: Inwook Shim, et al.
Published: (2018-12-01)

High-Fidelity Depth Upsampling Using the Self-Learning Framework
by: Shim, Inwook, et al.
Published: (2019)

Design of efficient digital interpolation filters for integer upsampling
by: Turek, Daniel B. (Daniel Bernard), 1980-
Published: (2005)

New RGB Color Depth and Upsampling Methods for Centralized Texture Depth Packing Formats
by: Kuan-ChengChen, et al.
Published: (2018)

Depth Map Upsampling via Multi-Modal Generative Adversarial Network
by: Daniel Stanley Tan, et al.
Published: (2019-04-01)

Deep Convolutional Grid Warping Network for Joint Depth Map Upsampling
by: Yoonmo Yang, et al.
Published: (2020-01-01)

A VLSI Architecture of Bilateral Filter for Image Denoising
by: Hsieh,Po-Shun, et al.
Published: (2017)

VLSI Architecture of High Throughput Deblocking Filter for HEVC Systems
by: Po-Kai Hsu, et al.
Published: (2015)

Improved Depth Upsampling and Multi-view Generation for Depacking Centralized Texture Depth Depacked 3D Videos
by: TungHsiao, et al.
Published: (2019)

VLSI Architecture and System Design of Fast Realistic Block-based Refocusing for Full-HD Sparse Light Fields
by: Yang, Shu-Wen, et al.
Published: (2018)

Architectures for the VLSI implementation of digital filters
by: Matharu, P. S.
Published: (1988)

High performance VLSI architectures for recursive filtering
by: Woods, Roger
Published: (1990)

Superpixel Boundary based Image Upsampling
by: Yun-Yang Lai, et al.
Published: (2018)

Image Upsampling with Color-based Segmentation
by: Ezra Su, et al.
Published: (2005)

Adaptive Sampling Based Image upsampling
by: Ting-Yuan Chuang, et al.
Published: (2011)

Design of Bit Depth Search ECG Compression VLSI Architecture
by: Shih Fan Yu, et al.
Published: (2005)

Raising Local Density for Surface Reconstruction using Upsampling strategy
by: Hsiang-Chun Ho, et al.
Published: (2005)

Weighted Chroma Downsampling and Luma-Referenced Chroma Upsampling for HDR/WCG Video Coding
by: Qingtao Fu, et al.
Published: (2019-01-01)

VLSI Architecture for Deblocking Filter in H.264/AVC
by: Jian-Ping Zeng, et al.
Published: (2007)

New VLSI architectures for 2-D digital filtering
by: 彭岫麟
Published: (1992)

Bit-serial VLSI architectures for adaptive lattice filtering
by: 李永樓
Published: (1992)

VLSI Architecture for Deblocking Filter in H.264/AVC
by: Chung-Ming Chen, et al.
Published: (2007)

VLSI Architecture and Implementation of Rank Order and Median Filter
by: Lin, Ching-Chih, et al.
Published: (1996)

VLSI Architectures of a Wiener Filter for Video Coding
by: Walid Walid, et al.
Published: (2021-08-01)

Fast and Effective Region-based Depth Map Upsampling with Application to Location Map-Free Reversible Data Hiding
by: Ching-Sheng Wang, et al.
Published: (2019)

Design of Bit Depth Search ECG Compression and Reconstruction VLSI Architecture
by: Yi Chun Chiu, et al.
Published: (2009)

Efficient VLSI Architectures of Bit-Level FIR Filter Modules and Filter Banks
by: Lee, Hwan-Rei, et al.

Efficient VLSI Architectures of Bit-Level FIR Filter Modules and Filter Banks
by: Lee, Hwan-Rei, et al.
Published: (1997)

A VLSI architecture for moving target detector
by: YANG, BO-XIONG, et al.
Published: (1989)

Study of VLSI Architecture Design for Analog Universal Biquad Filters
by: Yi-Zhen Liao, et al.
Published: (2010)

VLSI Architecture for the in-loop filter of H.264 Video Codec
by: 彭彥璁
Published: (2004)

The VLSI Architecture Design of Moving Objects Detection with Adaptive Filter
by: Tsung-Cheng Wu, et al.
Published: (2010)

VLSI Architecture Design and FPGA Implementation for Depth Separable Convolution Neural Network
by: Yu-Hao Hwang, et al.
Published: (2019)

Parallel architectures for entropy coding in a dual-standard ultra-HD video encoder
by: Lam, Bonnie K. Y. (Bonnie Kit Ying)
Published: (2010)

Cannot write session to /tmp/vufind_sessions/sess_spmjef8pv14gnlnr2lq99pc1b4