The Influence of Ripple Voltage and Power Plane Integrity on New Generation Digital Subscriber Loop
碩士 === 國立臺北科技大學 === 電子工程系碩士班(碩士在職專班) === 105 === “Last Mile” policy is one of the internet architects promoted by government for Digital Subscriber Line; DSL, with decades efforts ADSL (Asymmetric Digital Subscriber Line) had developed to VDSL (Vey High Digital Subscriber Line) and to the super high...
Main Authors: | Cheng-Lin Wu, 吳政霖 |
---|---|
Other Authors: | 林信標 |
Format: | Others |
Online Access: | http://ndltd.ncl.edu.tw/handle/ef72n2 |
Similar Items
-
Study and implementation of echo canceller for digital subscriber loops
by: WU, GI-CHANG, et al.
Published: (1987) -
Line equalization for digital subscriber loop
by: WEI, XUE-WEN, et al.
Published: (1986) -
Study of high speed digital transmission over subscriber loops
by: WU,CHANG-LIAN, et al.
Published: (1990) -
Bridged tap equalizer for digital subscriber loop
by: GUO, FANG-MING, et al.
Published: (1987) -
Timing recovery for digital subscriber loop transmission system
by: KONG, SHING-YAO, et al.
Published: (1988)