Study of π-gate InAs HEMT for Logic Application
碩士 === 國立交通大學 === 材料科學與工程學系所 === 106 === Recently, the planar transistors with sub-micro-scale gates have already been the trend of semiconductor industry. Many researches still focus on reducing gate length. However, as the transistor scales down, many problems start appearing, such as VTH roll-off...
Main Authors: | Wang, Ying-Chieh, 王穎捷 |
---|---|
Other Authors: | Chang, Edward-Yi |
Format: | Others |
Language: | en_US |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/v9ttq3 |
Similar Items
-
Study of Tri-Gate InAs HEMTs for Low-Power Logic Applications
by: Hsu, Hisang-Hua, et al.
Published: (2015) -
Study of Tri-Gate InAs HEMTs for Low-Noise Amplifier Applications
by: Huang, Zhi-Yi, et al.
Published: (2018) -
Logic characteristics of 40 nm thin-channel InAs HEMTs
by: Kim, Tae-Woo, et al.
Published: (2012) -
Study of Enhancement Mode InAs HEMTs with Field Plate Technologies for Low-Power Logic Application
by: Min-Song Lin, et al.
Published: (2016) -
Scalability of Sub-100 nm InAs HEMTs on InP Substrate for Future Logic Applications
by: Kim, Dae-Hyun, et al.
Published: (2012)