Sparse Ternary Convolutional Neural Network Model and its Hardware Design
碩士 === 國立交通大學 === 電子研究所 === 106 === Convolutional neural networks(CNNs) blow up in the last few years. The performance is impressive especially in the computer vision field. However, the computation complexity of state-of-art models is very high. As the result, powerful GPU is ne...
Main Authors: | Chiu,Kuan-Lin, 邱冠霖 |
---|---|
Other Authors: | 張添烜 |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/vkwg7p |
Similar Items
-
Data and Hardware Efficient Design for Convolutional Neural Network
by: Lin, Yue-Jin, et al.
Published: (2016) -
Hardware Accelerator Design for Convolutional Neural Networks
by: Chieh-ShengCheng, et al.
Published: (2019) -
RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs
by: Weijie You, et al.
Published: (2021-01-01) -
Convolutional Neural Networks Hardware Design Based on FPGA
by: Chi-Chou Huang, et al.
Published: (2016) -
Hardware Description Language Design Exploration by Convolutional Neural Network
by: Yi-Hong Lu, et al.
Published: (2017)