Power Electronics Design and Implementation of Bootstrapped Rectifier and Low-power Low-dropout Voltage Regulator

碩士 === 國立中央大學 === 電機工程學系 === 106 === In the recent with the increment of average age of humans ,various bio-medical wearable devices have been launched to help humans getting chronic diseases confirm their health.Therefore, how to reduce the power consumption to achieve the portability as well as th...

Full description

Bibliographic Details
Main Authors: Shiang-Wei Li, 李祥維
Other Authors: 薛木添
Format: Others
Language:zh-TW
Published: 2018
Online Access:http://ndltd.ncl.edu.tw/handle/5pq8vb
Description
Summary:碩士 === 國立中央大學 === 電機工程學系 === 106 === In the recent with the increment of average age of humans ,various bio-medical wearable devices have been launched to help humans getting chronic diseases confirm their health.Therefore, how to reduce the power consumption to achieve the portability as well as the long battery life-time requurements is the most important demands of this thesis. This thesis consists of two big theme. To finish the whole system ,it makes rectifier to convert AC voltage to DC voltage and then use low-dropout regulator to convert DC voltage to DC voltage step down with wireless charging technology. In the first part, designs in this thesis are fabricated in the TSMC 0.18um 1P6M CMOS process. This article focuses on the conversion efficiency in wireless transmission of electricity. Instead of the traditional diode, proposing a new structure of CMOS which is using the active diode including power CMOS and diode to prevent the reverse current. The simulation of the complete rectifier achieves VCE=92.35% PCE 89.18% The whole chip area is 1.1894 mm2, including PAD. In the second part, desings in this thesis are fabricated in the 90nm 1P6M CMOS process. This IP is consisted of a bandgap and a CMOS low-dropout regulator for low-power system-on-chip applications. It operates in three modes: normal mode for full load 50mA/100mA operation, low power mode for light load 100uA ,and deep sleep mode to sustain logic level. Even equal quiescent current 0.5u it could provide VOUT voltage 0.7V~1.2V in the deep sleeping mode.