Low Resolution/ Power With Tracking System All-Digital Phase Locked Loop
碩士 === 國立中山大學 === 資訊工程學系研究所 === 106 === This All-Digital phase-locked loop uses TSMC90nm process. It uses digital frequency detector and successive approximation register to control the digitally controlled oscillator as well as some control units. This all-digital phase-locked loop has the followin...
Main Authors: | Shan-yang Xie, 謝善揚 |
---|---|
Other Authors: | Ko-Chi Kuo |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/x7jt7e |
Similar Items
-
Low Power/Wideband With Tracking System All-Digital Phase Locked Loop Research
by: Sung-lin Juan, et al.
Published: (2015) -
A Low Power Design of Fast Locking All Digital Phase Locked Loop
by: Chih-Chieh Wu, et al.
Published: (2008) -
low power CMOS design of an all digital phase locked loop
Published: () -
An All-Digital Phase-Locked Loop with Dual-Mode Low-Power TDC
by: Wu, Bo-You, et al.
Published: (2018) -
ALL DIGITAL PHASE-LOCKED LOOP WITH HIGH RESOLUTION DIGITAL CONTROLLED OSCILLATOR
by: Li-Fan Hsu, et al.
Published: (2010)