A 10-bit High Speed Successive Approximation Register Analog to Digital Converter with Non-binary Error Correction, 2b/Cycle Combine with Alternate 1b/Cycle
碩士 === 國立中山大學 === 資訊工程學系研究所 === 106 === In this thesis, a 10-bit resolution analog-to-digital converter with 100MHz sampling frequency is proposed. In terms of design, in order to improve the conversion speed, the 2b/cycle conversion is adapted in the conversion of the upper bits. Since three compar...
Main Authors: | Guan-Ting Chen, 陳冠廷 |
---|---|
Other Authors: | Ko-Chi Kuo |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/x96ub8 |
Similar Items
-
A 12-bit 2-MS/s Successive Approximation Register Analog-to-Digital Converter with Dual-Cycle Switching and Redundancy
by: TUNG, PO-CHIANG, et al.
Published: (2018) -
Design of High-Speed Energy-Efficient Successive-Approximation Register Analog-to-Digital Converters
by: Ting-Kai Chang, et al.
Published: (2014) -
Design Automation and Error Analysis for Successive Approximation Register Analog-to-Digital Converters
by: Chun-PoHuang, et al.
Published: (2016) -
A 8-bit Domino-style with Multiple Comparator Successive Approximation Register Analog to Digital Converter
by: Hsing-Yu Chi, et al.
Published: (2019) -
The Design and Implementation of 1.2V 10-bits Successive Approximation Register Analog-to-Digital Converter
by: De-Chin Chen, et al.
Published: (2015)