A Subranging SAR ADC with Hybrid Power Supply System
碩士 === 國立臺灣大學 === 電子工程學研究所 === 106 === In recent years, with the progress of the process, the low speed problem of subrange successive-approximation register (SAR) ADC has been improved. By virtue of it’s low power consumption characteristics, it has gradually become the mainstream analog-to-digital...
Main Authors: | Li-Yu Huang, 黃立宇 |
---|---|
Other Authors: | Hsin-Shu Chen |
Format: | Others |
Language: | en_US |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/e9tdv6 |
Similar Items
-
Application of the Skipping Switching Algorithm in the Subranging ADC
by: Yao-Sheng Hu, et al.
Published: (2019) -
Design and Implementation of an 8-bit 1.25-GS/s Subranged-SAR ADC
by: Cheng-Hsun Tsai, et al.
Published: (2016) -
New Vcm-Based Subranging SAR ADC with Separated Capacitor Switching Technique
by: Wei-Ing Wu, et al. -
A 10-bit High-Speed Subrange ADC
by: Chia-Hao Hsu, et al.
Published: (2013) -
On the Buoyancy Subrange in Stratified Turbulence
by: Victor Avsarkisov
Published: (2020-06-01)