3D-bitwise Image Encryption Scheme’s Improvement and its FPGA Implementation
碩士 === 國立臺灣科技大學 === 自動化及控制研究所 === 106 === In this thesis, we improved a bitwise-based image encryption algorithm and implemented a encryption and transmission system with Altera FPGA DE2-115, and optimized it through FPGA's pipeline feature. We use a three-dimension chaotic system to generate...
Main Authors: | Han-Ting Lu, 呂漢廷 |
---|---|
Other Authors: | Chen-Hsiung Yang |
Format: | Others |
Language: | en_US |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/a2s6b4 |
Similar Items
-
Efficiency of the computation bitwise pipelining in FPGA-based components of safety-related systems
by: Nikul V. V., et al.
Published: (2018-06-01) -
Episode 7.05 – Flipping Bits using the Bitwise Inverse and Bitwise-XOR
by: Tarnoff, David
Published: (2020) -
An Efficient FPGA Implementation of Advanced Encryption Standard Chip
by: Ting-Fu Wang, et al.
Published: (2008) -
FPGA Implementation of Chaos Algorithm for Image Encryption
by: Chin-Yuan Wang, et al.
Published: (2007) -
FPGA Implementation of Improved Security Approach for Medical Image Encryption and Decryption
by: Amal Hafsa, et al.
Published: (2021-01-01)