Design of a 90nm BCD Integrated High Voltage NMOS and HCI Degradation Dependence on Device Design Parameters
碩士 === 亞洲大學 === 資訊工程學系 === 106 === In recent years one of the most interesting trend is the emergence of specialized process technologies, especially the Bipolar-CMOS-DMOS (BCD) process technology, which is typically used to make products where high power or voltage ideally needs to be controlled by...
Main Author: | SHAIK MASTANBASHEER |
---|---|
Other Authors: | GENE SHEU |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/2757dh |
Similar Items
-
Reliability Study On 5V BCD CMOS Device: New PMOS-NBTI Characterization And HCI Assessment On NMOS Bend Gate Structure
by: SURYA KRIS AMETHYSTNA, et al.
Published: (2012) -
Shift of Maximum Substrate Current in 90nm NMOS Device
by: Wu-Chieh Wen, et al.
Published: (2007) -
Design and Optimization of HVPMOS Devices and Hot Carrier Reliability Test with 90nm BCD Technology
by: MUNTHA SAI DHEERAJ, et al.
Published: (2017) -
HIGH-VOLTAGE ESD PROTECTION DEVICES DESIGN IN BCD PROCESS
by: Yeh-Jen Huang, et al.
Published: (2007) -
Characteristics of 65nm Node Planar NMOS Devices
by: Mao-Quan Chen, et al.
Published: (2004)