A 12-bit 50-MS/s Time-Interleaved Successive-Approximation Analog-to-Digital Converter
碩士 === 國立成功大學 === 電機工程學系 === 107
Main Authors: | Hwa-AnTseng, 曾華安 |
---|---|
Other Authors: | Soon-Jyh Chang |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/qh4xu4 |
Similar Items
-
A 12-bit 10-MS/s Calibration-Free Successive-Approximation Analog-to-Digital Converter
by: Li-JenChang, et al.
Published: (2019) -
A 10-bit 600-MS/s 2x-Interleaved Timing-Skew Insensitive Successive-Approximation Analog-to-Digital Converter
by: Huan-JuiHu, et al.
Published: (2019) -
A 12-Bit 40-MS/s Successive-Approximation Analog-to-Digital Converters with Residue Oversampling Techniques
by: Chung-WeiHsu, et al.
Published: (2016) -
A 160MS/s 10-bit Successive-Approximation Analog-to-Digital Converter
by: Lin, Pin-Hong., et al.
Published: (2018) -
A 6-bit 220-MS/s Successive-Approximation Analog-to-Digital Converter
by: Yi-ting Huang, et al.
Published: (2008)