Bit Error Rate Estimation Method and Test Technique for SAR ADCs

Bit Error Rate Estimation Method and Test Technique for SAR ADCs

碩士 === 國立成功大學 === 電機工程學系 === 107

Bibliographic Details
Main Authors:	Chia-ChuanLi, 李嘉銓
Other Authors:	Soon-Jyh Chang
Format:	Others
Language:	en_US
Published:	2019
Online Access:	http://ndltd.ncl.edu.tw/handle/9hvys9

Similar Items

A 2.5-bit/cycle 10-bit 160-MS/s SAR ADC with Digital Code Error Correction
by: Chia-HsinLee, et al.
Published: (2016)

Design of 12-bit SAR ADCs with Analog Background Calibration Technique
by: Lee, Yueh-Ru, et al.
Published: (2019)

BIT ERROR NOTIFICATION AND ESTIMATION IN REDUNDANT SUCCESSIVE-APPROXIMATION ADC
by: Serhii Zakharchenko, et al.
Published: (2020-12-01)

Design and Implementation of a 12-bit 100-MS/s SAR ADC
by: Chia-Wei - Yen, et al.
Published: (2016)

Comparision of ADC Archiectures and Design and Analysis of 8-bit SAR ADC
by: 蘇建森
Published: (1997)

DIGITAL GAIN ERROR CORRECTION TECHNIQUE FOR 8-BIT PIPELINE ADC
by: javeed, khalid
Published: (2010)

A multi-bit operation SAR ADC
by: chun-shen Lin, et al.
Published: (2005)

Time Analysis SAR ADC and 1GS/s 6Bits Pipelined ADC
by: Wu,Yi Siang, et al.
Published: (2015)

A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs
by: Wang, Xuesheng
Published: (2012)

Design of a Two-bit/Step 9-bit SAR ADC with Redundant Bits
by: Wu, Tsung-Han, et al.
Published: (2017)

A 10-Bit Area-Efficient SAR ADC
by: Chao,Hao-tsun, et al.
Published: (2012)

An 8GS/s 8-Bit Time-Interleaved SAR ADC with Digital Calibration Techniques
by: Peng, Chen-Wei, et al.
Published: (2019)

Design and Implementation of 12-bit SAR ADCs with Binary-Window DAC Switching Technique
by: Hung-Po Ni, et al.
Published: (2017)

An Error Estimation Approach of Test Stimulus for ADC Testing
by: Yi-Chou Lin, et al.
Published: (2008)

Design and Implementation of 12-bit Sub-ranged SAR ADCs
by: Wei-Shu Jih, et al.
Published: (2018)

2b/cycle-Assisted 10-bit SAR ADCs
by: Hua-Wei Tseng, et al.
Published: (2018)

12-Bit low power SAR-ADC for ECG application
by: Ming-Kai Hsiao, et al.
Published: (2011)

A 10-bit 120-MS/s SAR ADC with Compact Architecture and Noise Suppression Technique
by: Che-HsunKuo, et al.
Published: (2014)

A 10-bit 100-kS/s Low Power SAR ADC with LSB Boosted Technique
by: Young-KaiHuang, et al.
Published: (2015)

Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC
by: Hallström, Claes
Published: (2013)

Design and Implementation of 12-bit Ultra-Low-Power SAR ADCs
by: Min-Sheng Chiang, et al.
Published: (2019)

Recode then LSB-first SAR ADC for Reducing Energy and Bit-cycles
by: Khurana, Harneet Singh, et al.
Published: (2019)

Design and Implementation of 8-bit Ultra-High-Speed SAR ADCs
by: Che-Wei Chang, et al.
Published: (2018)

Design of 10-bit SAR ADC with Background Calibration of Comparator Offset
by: Lin, Li-Wei, et al.
Published: (2018)

12-bit SAR ADC with Mixed Switching and Background Offset Calibration
by: Hsieh, Yi-Cheng, et al.
Published: (2017)

A study of SAR ADC and implementation of 10-bit asynchronous design
by: Kardonik, Olga
Published: (2013)

A 10-bit 27-MS/s Low Power SAR ADC
by: Meng-FaYang, et al.
Published: (2010)

Design and Implementation of a 10-bit 160-MS/s SAR ADC
by: Hsuan-Chin Yeh, et al.
Published: (2016)

Design and Implementation of a 16-bit 1-MS/s Calibration-Free SAR ADC
by: Chia-Hui Tien, et al.
Published: (2018)

An 11-bit 100-MS/s Pipelined ADC With Gain Error Correction
by: Cheng-Lin Wang, et al.
Published: (2010)

A Reference-free Charge-Sharing SAR ADC with Error Tolerance Technique
by: Jheng, Siang-Huei, et al.
Published: (2014)

A 10-bit 250 MS/s Binary Search and two channel SAR ADC with a two bit per conversion and error tolerance ability
by: Hung-Yen Chen, et al.
Published: (2017)

ENCRYPTED BIT ERROR RATE TESTING
by: Guadiana, Juan M., et al.
Published: (2002)

A Single-channel, 1.2GS/s, 6-bit, 2-bit/cycle SAR ADC
by: Sheng-Wei Lin, et al.
Published: (2013)

A Fast Soft Bit Error Rate Estimation Method
by: Samir Saoudi, et al.
Published: (2010-01-01)

A Fast Soft Bit Error Rate Estimation Method
by: Ait-Idir Tarik, et al.
Published: (2010-01-01)

Architecture and layout of a 2.6GS/s 8 bits Time-interleaved SAR ADC
by: Fang-An Lee, et al.
Published: (2015)

A 12-bit 25MS/s Asynchronous SAR ADC With All Digital Background Calibration
by: Lei, Kin-Man, et al.
Published: (2012)

Design and Implementation of 10-bit 2b/cycle-Assisted SAR ADCs
by: Chen-Wei Lai, et al.
Published: (2019)

An Area-Efficient 12-bit 20 MHz Two-Step SAR ADC
by: Chen, Chien-Chung, et al.
Published: (2019)