Analysis of 0.18um-CMOS PLL Circuits
碩士 === 國立交通大學 === 電子研究所 === 107 === Today’s integrated circuit technology is mature. Silicon-Based technology is in the process of miniaturization of electronic components. After entering the nanometer size, due to the limitations of process capability and component physics, all methods are consider...
Main Authors: | Yan, Ya-Chu, 楊雅筑 |
---|---|
Other Authors: | Hu, Shu-I |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/8w666e |
Similar Items
-
5-GHz PLL in Standard 0.18-μm CMOS Technology
by: Yu-Shan Huang, et al.
Published: (2013) -
An Implementation of VCO & PLL by 0.18μm process
by: Huang-Hui Chang, et al.
Published: (2012) -
Using 0.18um CMOS integrated circuit Design of DC power converter
by: Li, Wen-Xiang, et al.
Published: (2013) -
0.18 um CMOS Centered Digital Pulse Width Modulator
by: Reng-Feng Chu, et al.
Published: (2019) -
The Design and Analysis of 0.18um 5-GHz CMOS Mixer
by: 羅棋
Published: (2002)