The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA
碩士 === 國立臺灣科技大學 === 電子工程系 === 107 === A lot of fast-lock-in all-digital phase-locked loops (ADPLL) have been proposed, but they usually come with large area cost and power consumption. For those low-end sensor devices, low-power and low-cost ADPLLs are required. A fast-lock-in feature is also desire...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72pc2q |
id |
ndltd-TW-107NTUS5427065 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-107NTUS54270652019-10-23T05:46:03Z http://ndltd.ncl.edu.tw/handle/72pc2q The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA 以FPGA設計與實現之全數位式鎖相迴路 Shan-I Tseng 曾珊儀 碩士 國立臺灣科技大學 電子工程系 107 A lot of fast-lock-in all-digital phase-locked loops (ADPLL) have been proposed, but they usually come with large area cost and power consumption. For those low-end sensor devices, low-power and low-cost ADPLLs are required. A fast-lock-in feature is also desired so that microcontroller can wake up quickly from sleep mode to run mode. In this thesis, a complete all-digital phase-locked loop for clock generation is proposed. A multiplexer-chain-based digitally controlled oscillator (DCO) is designed into two modes: the oscillating mode and the time-to-digital conversion (TDC) mode. Hence the DCO can be used to capture the input frequency at the beginning to improve lock-in time and then work as oscillator later. As a consequence, the ADPLL can achieve faster lock-in time at a small cost by reusing the delay line. This thesis also proposes a fine-tuning delay cell made of FPGA primitives in which it can achieve 0.137-ns resolution on FPGA. The proposed ADPLL is implemented on Xilinx Virtex-5 V5LX110T. It uses 471 LUTs and 179 registers. The ADPLL output range is from 8.22 MHz to 78 MHz and can enter lock-in status within ten cycles. The peak-to-peak jitter is 0.154 ns with the output frequency of 75 MHz. Ming-Bo Lin 林銘波 2019 學位論文 ; thesis 58 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣科技大學 === 電子工程系 === 107 === A lot of fast-lock-in all-digital phase-locked loops (ADPLL) have been proposed, but they usually come with large area cost and power consumption. For those low-end sensor devices, low-power and low-cost ADPLLs are required. A fast-lock-in feature is also desired so that microcontroller can wake up quickly from sleep mode to run mode.
In this thesis, a complete all-digital phase-locked loop for clock generation is proposed. A multiplexer-chain-based digitally controlled oscillator (DCO) is designed into two modes: the oscillating mode and the time-to-digital conversion (TDC) mode.
Hence the DCO can be used to capture the input frequency at the beginning to improve lock-in time and then work as oscillator later. As a consequence, the ADPLL can achieve faster lock-in time at a small cost by reusing the delay line. This thesis also proposes a fine-tuning delay cell made of FPGA primitives in which it can achieve 0.137-ns resolution on FPGA.
The proposed ADPLL is implemented on Xilinx Virtex-5 V5LX110T. It uses 471 LUTs and 179 registers. The ADPLL output range is from 8.22 MHz to 78 MHz and can enter lock-in status within ten cycles. The peak-to-peak jitter is 0.154 ns with the output frequency of 75 MHz.
|
author2 |
Ming-Bo Lin |
author_facet |
Ming-Bo Lin Shan-I Tseng 曾珊儀 |
author |
Shan-I Tseng 曾珊儀 |
spellingShingle |
Shan-I Tseng 曾珊儀 The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
author_sort |
Shan-I Tseng |
title |
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
title_short |
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
title_full |
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
title_fullStr |
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
title_full_unstemmed |
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA |
title_sort |
design and implementation of an all-digital phase-locked loop on fpga |
publishDate |
2019 |
url |
http://ndltd.ncl.edu.tw/handle/72pc2q |
work_keys_str_mv |
AT shanitseng thedesignandimplementationofanalldigitalphaselockedlooponfpga AT céngshānyí thedesignandimplementationofanalldigitalphaselockedlooponfpga AT shanitseng yǐfpgashèjìyǔshíxiànzhīquánshùwèishìsuǒxiānghuílù AT céngshānyí yǐfpgashèjìyǔshíxiànzhīquánshùwèishìsuǒxiānghuílù AT shanitseng designandimplementationofanalldigitalphaselockedlooponfpga AT céngshānyí designandimplementationofanalldigitalphaselockedlooponfpga |
_version_ |
1719276309441413120 |