VLSI Implementation of Key Components in A Mobile Broadband Receiver
Digital front-end and Turbo decoder are the two key components in the digital wireless communication system. This thesis will discuss the implementation issues of both digital front-end and Turbo decoder.The structure of digital front-end for multi-standard radio supporting wireless standards such a...
Main Author: | |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Datorteknik
2009
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18798 |
id |
ndltd-UPSALLA1-oai-DiVA.org-liu-18798 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-UPSALLA1-oai-DiVA.org-liu-187982018-01-14T05:13:47ZVLSI Implementation of Key Components in A Mobile Broadband ReceiverengHuang, YulinLinköpings universitet, Datorteknik2009Digital front-end3GPP LTEWiMAX802.11nfilterTurboSISO decoderMax-log-MAPsliding-windowComputer EngineeringDatorteknikDigital front-end and Turbo decoder are the two key components in the digital wireless communication system. This thesis will discuss the implementation issues of both digital front-end and Turbo decoder.The structure of digital front-end for multi-standard radio supporting wireless standards such as IEEE802.11n, WiMAX, 3GPP LTE is investigated in the thesis. A top-to-down design methods. 802.11n digital down-converter is designed from Matlab model to VHDL implementation. Both simulation and FPGA prototyping are carried out.As another significant part of the thesis, a parallel Turbo decoder is designed and implemented for 3GPPLTE. The block size supported ranges from 40 to 6144 and the maximum number of iteration is eight.The Turbo decoder will use eight parallel SISO units to reach a throughput up to 150Mits. Student thesisinfo:eu-repo/semantics/masterThesistexthttp://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18798application/pdfinfo:eu-repo/semantics/openAccess |
collection |
NDLTD |
language |
English |
format |
Others
|
sources |
NDLTD |
topic |
Digital front-end 3GPP LTE WiMAX 802.11n filter Turbo SISO decoder Max-log-MAP sliding-window Computer Engineering Datorteknik |
spellingShingle |
Digital front-end 3GPP LTE WiMAX 802.11n filter Turbo SISO decoder Max-log-MAP sliding-window Computer Engineering Datorteknik Huang, Yulin VLSI Implementation of Key Components in A Mobile Broadband Receiver |
description |
Digital front-end and Turbo decoder are the two key components in the digital wireless communication system. This thesis will discuss the implementation issues of both digital front-end and Turbo decoder.The structure of digital front-end for multi-standard radio supporting wireless standards such as IEEE802.11n, WiMAX, 3GPP LTE is investigated in the thesis. A top-to-down design methods. 802.11n digital down-converter is designed from Matlab model to VHDL implementation. Both simulation and FPGA prototyping are carried out.As another significant part of the thesis, a parallel Turbo decoder is designed and implemented for 3GPPLTE. The block size supported ranges from 40 to 6144 and the maximum number of iteration is eight.The Turbo decoder will use eight parallel SISO units to reach a throughput up to 150Mits. |
author |
Huang, Yulin |
author_facet |
Huang, Yulin |
author_sort |
Huang, Yulin |
title |
VLSI Implementation of Key Components in A Mobile Broadband Receiver |
title_short |
VLSI Implementation of Key Components in A Mobile Broadband Receiver |
title_full |
VLSI Implementation of Key Components in A Mobile Broadband Receiver |
title_fullStr |
VLSI Implementation of Key Components in A Mobile Broadband Receiver |
title_full_unstemmed |
VLSI Implementation of Key Components in A Mobile Broadband Receiver |
title_sort |
vlsi implementation of key components in a mobile broadband receiver |
publisher |
Linköpings universitet, Datorteknik |
publishDate |
2009 |
url |
http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18798 |
work_keys_str_mv |
AT huangyulin vlsiimplementationofkeycomponentsinamobilebroadbandreceiver |
_version_ |
1718610679874715648 |