Assertion Based Verification on Senior DSP
Digital designs are often very large and complex, this makes locating and fixing a bug very hard and time consuming. Often more than half of the development time is spent on verification. Assertion based verification is a method that uses assertions that can help to improve the verification time. Si...
Main Author: | Lepenica, Nermin |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Datorteknik
2011
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-74392 |
Similar Items
-
A Unified Model-Based Framework for the Simplified Execution of Static and Dynamic Assertion-Based Verification
by: Muhammad Waseem Anwar, et al.
Published: (2020-01-01) -
Evaluation on how to use SystemVerilog as a design and assertion language
by: Magnusson, Andreas
Published: (2006) -
Assertion-Based Monitors for Run-time Security Validation
by: Shankaranarayanan, Bharath
Published: (2021) -
FUNCTIONAL VERIFICATION OF A SAFETY CLASS CONTROLLER FOR NPPS USING A UVM REGISTER MODEL
by: KYUCHULL KIM
Published: (2014-06-01) -
Projeto, verificação funcional e síntese de módulos funcionais para um comutador Gigabit Ethernet
by: Seclen, Jorge Lucio Tonfat
Published: (2012)