Design of a Rom-Less Direct Digital Frequency Synthesizer in 65nm CMOS Technology
A 4 bit, Rom-Less Direct Digital Frequency Synthesizer (DDFS) is designed in 65nm CMOS technology. Interleaving with Return-to-Zero (RTZ) technique is used to increase the output bandwidth and synthesized frequencies. The performance of the designed synthesizer is evaluated using Cadence Virtuoso de...
Main Author: | Ebrahimi Mehr, Golnaz |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Elektroniska komponenter
2013
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-91680 |
Similar Items
-
An area efficient memory-less ROM design architecture for direct digital frequency synthesizer
by: Ali, S.H, et al.
Published: (2021) -
Pulse And Noise shaping D/A converter (PANDA) – Block implementation in 65nm SOI CMOS
by: Hägglund, Joel
Published: (2009) -
Design and Implementation of a Direct Digital Frequency Synthesizer using Sum of Weighted Bit Products
by: Majid, Abdul, et al.
Published: (2009) -
Design and Calibration of a 12-Bit Current-Steering DAC Using Data-Interleaving
Published: (2014) -
High-Speed and Low-Power Techniques for Successive-Approximation-Register Analog-to-Digital Converters
by: Swindlehurst, Eric Lee
Published: (2020)