A 12-bit, 10 Msps two stage SAR-based pipeline ADC
The market for battery powered communications devices has grown significantly in recent years. These devices require a large number of analog to digital converters (ADCs) to transform wireless and other physical data into the digital signals required for digital signal processing elements and micro-...
Main Author: | Gandara, Miguel Francisco |
---|---|
Format: | Others |
Language: | en_US |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/19973 |
Similar Items
-
A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
by: Jianwen Li, et al.
Published: (2020-02-01) -
A study of 10-bit, 100Msps pipeline ADC and the implementation of 1.5-bit stage
by: Bayoumy, Mostafa Elsayed
Published: (2014) -
Investigation of 10-bit SAR ADC using flip-flip bypass circuit
by: Fontaine, Robert Alexander
Published: (2014) -
A Single-Amplifier Dual-Residue Pipelined-SAR ADC
by: Min-Jae Seo
Published: (2021-02-01) -
A 1.2V 25MSPS Pipelined ADC Using Split CLS with Op-amp Sharing
Published: (2012)