A study of 10-bit, 100Msps pipeline ADC and the implementation of 1.5-bit stage
The demand on high resolution and high speed analog-to-digital converters (ADC’s) has been growing in today’s market. The pipeline ADC’s present advantages compared to flash or successive approximation ADC techniques. The high-resolution, high-speed requirements can relatively easier be achieved usi...
Main Author: | Bayoumy, Mostafa Elsayed |
---|---|
Format: | Others |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/24010 |
Similar Items
-
A 12-bit, 10 Msps two stage SAR-based pipeline ADC
by: Gandara, Miguel Francisco
Published: (2013) -
DIGITAL GAIN ERROR CORRECTION TECHNIQUE FOR 8-BIT PIPELINE ADC
by: javeed, khalid
Published: (2010) -
A 12-Bit 200 MS/s Pipelined-SAR ADC Using Back-Ground Calibration for Inter-Stage Gain
by: Junjie Wu, et al.
Published: (2020-03-01) -
Asymptotic Capacity of Massive MIMO With 1-Bit ADCs and 1-Bit DACs at the Receiver and at the Transmitter
by: Armin Bazrafkan, et al.
Published: (2020-01-01) -
Low-power 8-bit Pipelined ADC with current mode Multiplying Digital-to-Analog Converter (MDAC)
by: Shahzad, Khurram
Published: (2009)