Investigation of 10-bit SAR ADC using flip-flip bypass circuit
The Successive Approximation Register (SAR) Analog to Digital Converter (ADC) is power efficient and operates at moderate resolution. However, the conversion speed is limited by settling time and control logic constraints. This report investigates a flip-flop bypass technique to reduce the required...
Main Author: | Fontaine, Robert Alexander |
---|---|
Format: | Others |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/24011 |
Similar Items
-
A Radiation-Hardened SAR ADC with Delay-Based Dual Feedback Flip-Flops for Sensor Readout Systems
by: Duckhoon Ro, et al.
Published: (2019-12-01) -
COMPARATIVE ANALYSIS OF PULSE TRIGGERED FLIP FLOP DESIGN FOR LOW POWER CONSUMPTION
by: S. Bhuvaneshwari, et al.
Published: (2018-07-01) -
A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
by: Deeksha Verma, et al.
Published: (2020-07-01) -
Area-efficient readout with 14-bit SAR-ADC for CMOS image sensors
by: Aziza Sassi Ben, et al.
Published: (2016-01-01) -
Switched Flip-Flop based Preprocessing Circuit for ISFETs
by: Martin Kollár
Published: (2005-03-01)