Optimization column compression multipliers
With delay proportional to the logarithm of the multiplier word length, column compression multipliers are the fastest multipliers. Unfortunately, since the design community has assumed that fast multiplication can only be realized through custom design and layout, column compression multipliers are...
Main Author: | |
---|---|
Format: | Others |
Language: | English |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/3193 |
id |
ndltd-UTEXAS-oai-repositories.lib.utexas.edu-2152-3193 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-UTEXAS-oai-repositories.lib.utexas.edu-2152-31932015-09-20T16:51:47ZOptimization column compression multipliersBickerff, K'Andrea Catherine, 1967-Multipliers (Mathematical analysis)Mathematical optimizationWith delay proportional to the logarithm of the multiplier word length, column compression multipliers are the fastest multipliers. Unfortunately, since the design community has assumed that fast multiplication can only be realized through custom design and layout, column compression multipliers are often dismissed as too timeconsuming and complex because of their irregular structure. This research demonstrates that an automated multiplier generation and layout process makes the column compression multiplier a viable option for application specific CMOS products. Techniques for optimal multiplier designs are identified through analysis of area, delay, and power characteristics of Wallace, Dadda, and Reduced Area multipliers.text2008-08-28T23:32:57Z2008-08-28T23:32:57Z2007-082008-08-28T23:32:57ZThesiselectronicb68792736http://hdl.handle.net/2152/3193173645768engCopyright is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works. |
collection |
NDLTD |
language |
English |
format |
Others
|
sources |
NDLTD |
topic |
Multipliers (Mathematical analysis) Mathematical optimization |
spellingShingle |
Multipliers (Mathematical analysis) Mathematical optimization Bickerff, K'Andrea Catherine, 1967- Optimization column compression multipliers |
description |
With delay proportional to the logarithm of the multiplier word length, column compression multipliers are the fastest multipliers. Unfortunately, since the design community has assumed that fast multiplication can only be realized through custom design and layout, column compression multipliers are often dismissed as too timeconsuming and complex because of their irregular structure. This research demonstrates that an automated multiplier generation and layout process makes the column compression multiplier a viable option for application specific CMOS products. Techniques for optimal multiplier designs are identified through analysis of area, delay, and power characteristics of Wallace, Dadda, and Reduced Area multipliers. === text |
author |
Bickerff, K'Andrea Catherine, 1967- |
author_facet |
Bickerff, K'Andrea Catherine, 1967- |
author_sort |
Bickerff, K'Andrea Catherine, 1967- |
title |
Optimization column compression multipliers |
title_short |
Optimization column compression multipliers |
title_full |
Optimization column compression multipliers |
title_fullStr |
Optimization column compression multipliers |
title_full_unstemmed |
Optimization column compression multipliers |
title_sort |
optimization column compression multipliers |
publishDate |
2008 |
url |
http://hdl.handle.net/2152/3193 |
work_keys_str_mv |
AT bickerffkandreacatherine1967 optimizationcolumncompressionmultipliers |
_version_ |
1716820435792822272 |