Design of a time-based sigma-delta modulator
In this thesis, a time-based oversampling sigma-delta analog-to-digital converter (ADC) architecture is introduced. This system uses time, instead of voltage, as the analog variable for it quantizer, where the noise shaping process is realized by modulating the width of a variable-width digital puls...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
2010
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/2152/ETD-UT-2010-08-1897 |
| id |
ndltd-UTEXAS-oai-repositories.lib.utexas.edu-2152-ETD-UT-2010-08-1897 |
|---|---|
| record_format |
oai_dc |
| spelling |
ndltd-UTEXAS-oai-repositories.lib.utexas.edu-2152-ETD-UT-2010-08-18972015-09-20T16:56:26ZDesign of a time-based sigma-delta modulatorDutta, Arnab Kumar, 1984-Time-basedSigma deltaADCAnalog-to-digital converter architectureCircuitsIn this thesis, a time-based oversampling sigma-delta analog-to-digital converter (ADC) architecture is introduced. This system uses time, instead of voltage, as the analog variable for it quantizer, where the noise shaping process is realized by modulating the width of a variable-width digital pulse. The sigma-delta loop integrator, comparator, and subtractor are all time-based circuits and implemented by using only digital gates. The only voltage-based circuit is voltage-to-time Converter (VTC) which requires only a current source. No amplifier is required in the entire circuit. As a proof of concept, the simulation results for a prototype ADC incorporating this time-based sigma-delta ADC architecture is presented.text2010-12-20T22:30:14Z2010-12-20T22:30:20Z2010-12-20T22:30:14Z2010-12-20T22:30:20Z2010-082010-12-20August 20102010-12-20T22:30:20Zthesisapplication/pdfhttp://hdl.handle.net/2152/ETD-UT-2010-08-1897eng |
| collection |
NDLTD |
| language |
English |
| format |
Others
|
| sources |
NDLTD |
| topic |
Time-based Sigma delta ADC Analog-to-digital converter architecture Circuits |
| spellingShingle |
Time-based Sigma delta ADC Analog-to-digital converter architecture Circuits Dutta, Arnab Kumar, 1984- Design of a time-based sigma-delta modulator |
| description |
In this thesis, a time-based oversampling sigma-delta analog-to-digital converter (ADC) architecture is introduced. This system uses time, instead of voltage, as the analog variable for it quantizer, where the noise shaping process is realized by modulating the width of a variable-width digital pulse. The sigma-delta loop integrator, comparator, and subtractor are all time-based circuits and implemented by using only digital gates. The only voltage-based circuit is voltage-to-time Converter (VTC) which requires only a current source. No amplifier is required in the entire circuit. As a proof of concept, the simulation results for a prototype ADC incorporating this time-based sigma-delta ADC architecture is presented. === text |
| author |
Dutta, Arnab Kumar, 1984- |
| author_facet |
Dutta, Arnab Kumar, 1984- |
| author_sort |
Dutta, Arnab Kumar, 1984- |
| title |
Design of a time-based sigma-delta modulator |
| title_short |
Design of a time-based sigma-delta modulator |
| title_full |
Design of a time-based sigma-delta modulator |
| title_fullStr |
Design of a time-based sigma-delta modulator |
| title_full_unstemmed |
Design of a time-based sigma-delta modulator |
| title_sort |
design of a time-based sigma-delta modulator |
| publishDate |
2010 |
| url |
http://hdl.handle.net/2152/ETD-UT-2010-08-1897 |
| work_keys_str_mv |
AT duttaarnabkumar1984 designofatimebasedsigmadeltamodulator |
| _version_ |
1716821212811755520 |