Evaluating the Design and Performance of a Single-Chip Parallel Computer Using System-Level Models and Methodology
As single-chip systems are predicted to soon contain over a billion transistors, design methodologies are evolving dramatically to account for the fast evolution of technologies and product properties. Novel methodologies feature the exploration of design alternatives early in development, the supp...
Main Author: | La Fratta, Patrick Anthony |
---|---|
Other Authors: | Electrical and Computer Engineering |
Format: | Others |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/32424 http://scholar.lib.vt.edu/theses/available/etd-05092005-022326/ |
Similar Items
-
The Design of the Node for the Single Chip Message Passing (SCMP) Parallel Computer
by: Bucciero, Mark Benjamin
Published: (2011) -
Microarchitectural Level Power Analysis And Optimization In Single Chip Parallel Computers
by: Ramachandran, Priyadarshini
Published: (2011) -
Application Benchmarks for SCMP: Single Chip Message-Passing Computer
by: Shah, Jignesh
Published: (2011) -
High Performance Applications for the Single-Chip Message-Passing Parallel Computer
by: Dickenson, William Wesley
Published: (2014) -
Balancing Performance, Area, and Power in an On-Chip Network
by: Gold, Brian
Published: (2014)