A Scaleable FIR Filter Implementation Using 32-bit Floating-Point Complex Arithmetic on a FPGA Base Custom Computing Platform
This thesis presents a linear phase finite impulse response filter implementation developed on a custom computing platform called WILDFORCE. The work has been motivated by ways to off-load intensive computing tasks to hardware for indoor communications channel modeling. The design entails complex...
Main Author: | Walters, Allison L. |
---|---|
Other Authors: | Electrical Engineering |
Format: | Others |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/35765 http://scholar.lib.vt.edu/theses/available/etd-11198-212219/ |
Similar Items
-
FIR Filter Implementation for High-Performance Application in a High-End FPGA
by: S. Pijetlović, et al.
Published: (2019-07-01) -
Round-Off Noise of Multiplicative FIR Filters Implemented on an FPGA Platform
by: Jean-Jacques Vandenbussche, et al.
Published: (2014-03-01) -
Design and Realization of FIR Filter for Inter Satellite Link at 50-90 MHZ Frequency using FPGA
by: Yuyu Wahyu, et al.
Published: (2016-12-01) -
Sigma Delta Modulation Based Ternary FIR Filter Mapping on
FPGA
by: Tayabuddin Memon, et al.
Published: (2011-07-01) -
Design and Analysis of an FPGA Based Low Tap Band-stop FIR Filter
by: Rosler, Lucas Owen
Published: (2021)