A DIGITAL INTEGRATOR FOR AN S-BAND HIGH-SPEED FREQUENCY-HOPPING PHASE-LOCKED LOOP
International Telemetering Conference Proceedings / October 20-23, 2003 / Riviera Hotel and Convention Center, Las Vegas, Nevada === Phase-locked loop (PLL) frequency synthesizers used for high-speed data transmission must rapidly hop and lock to new frequencies. The fundamental problem is that the...
Main Authors: | Holtzman, Melinda, Johnson, Bruce, Lautzenhiser, Lloyd |
---|---|
Other Authors: | University of Nevada |
Language: | en_US |
Published: |
International Foundation for Telemetering
2003
|
Subjects: | |
Online Access: | http://hdl.handle.net/10150/605595 http://arizona.openrepository.com/arizona/handle/10150/605595 |
Similar Items
-
A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
by: H. E. Taheri
Published: (2017-04-01) -
A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
by: H. E. Taheri
Published: (2017-04-01) -
A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
by: Waseem Abbas, et al.
Published: (2020-09-01) -
A Design of Small Area, 0.95 mW, 612–1152 MHz Open Loop Injection-Locked Frequency Multiplier for IoT Sensor Applications
by: SungJin Kim, et al.
Published: (2018-06-01) -
An Intermittent Frequency Synthesizer With Accurate Frequency Detection for Fast Duty-Cycled Receivers
by: Yadong Yin, et al.
Published: (2020-01-01)