Prototype Architecture for a VLSI Level Zero Processing System
International Telemetering Conference Proceedings / October 30-November 02, 1989 / Town & Country Hotel & Convention Center, San Diego, California === While the complete process of preparing telemetry data for delivery to NASA's customers requires a number of steps or levels (level 0,1,...
Main Authors: | , , , |
---|---|
Other Authors: | |
Language: | en_US |
Published: |
International Foundation for Telemetering
1989
|
Online Access: | http://hdl.handle.net/10150/614729 http://arizona.openrepository.com/arizona/handle/10150/614729 |
id |
ndltd-arizona.edu-oai-arizona.openrepository.com-10150-614729 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-arizona.edu-oai-arizona.openrepository.com-10150-6147292016-06-26T03:02:16Z Prototype Architecture for a VLSI Level Zero Processing System Shi, Jianfei Grebowsky, Gerald J. Horner, Ward P. Chesney, James R. RMS Technologies, Inc. Data Systems Technology Division NASA, Goddard Space Flight Center International Telemetering Conference Proceedings / October 30-November 02, 1989 / Town & Country Hotel & Convention Center, San Diego, California While the complete process of preparing telemetry data for delivery to NASA's customers requires a number of steps or levels (level 0,1,2...etc.), the initial processing, generally referred to as Level Zero Processing (LZP), poses a real technical challenge for NASA in the 1990s Space Station Freedom era. This challenge is the result of requirements to provide real-time or near real-time LZP products at rates up to 150 Mbps. In addition, increased use of sophisticated data formats places even more demand on NASA's future ground telemetry data systems. A new high speed Level Zero Processing system approach has been proposed for the Space Station Information System. By using a new processing algorithm, the complexity of database management necessary for reconstructing payload data streams has been significantly reduced. This new approach is based on the state-of-art distributed real-time processing and VLSI hardware systems and offers potential processing rates up to 150 Mbits per second (Mbps). 1989-11 text Proceedings 0884-5123 0074-9079 http://hdl.handle.net/10150/614729 http://arizona.openrepository.com/arizona/handle/10150/614729 International Telemetering Conference Proceedings en_US http://www.telemetry.org/ Copyright © International Foundation for Telemetering International Foundation for Telemetering |
collection |
NDLTD |
language |
en_US |
sources |
NDLTD |
description |
International Telemetering Conference Proceedings / October 30-November 02, 1989 / Town & Country Hotel & Convention Center, San Diego, California === While the complete process of preparing telemetry data for delivery to NASA's customers requires a number of steps or levels (level 0,1,2...etc.), the initial processing, generally referred to as Level Zero Processing (LZP), poses a real technical challenge for NASA in the 1990s Space Station Freedom era. This challenge is the result of requirements to provide real-time or near real-time LZP products at rates up to 150 Mbps. In addition, increased use of sophisticated data formats places even more demand on NASA's future ground telemetry data systems. A new high speed Level Zero Processing system approach has been proposed for the Space Station Information System. By using a new processing algorithm, the complexity of database management necessary for reconstructing payload data streams has been significantly reduced. This new approach is based on the state-of-art distributed real-time processing and VLSI hardware systems and offers potential processing rates up to 150 Mbits per second (Mbps). |
author2 |
RMS Technologies, Inc. |
author_facet |
RMS Technologies, Inc. Shi, Jianfei Grebowsky, Gerald J. Horner, Ward P. Chesney, James R. |
author |
Shi, Jianfei Grebowsky, Gerald J. Horner, Ward P. Chesney, James R. |
spellingShingle |
Shi, Jianfei Grebowsky, Gerald J. Horner, Ward P. Chesney, James R. Prototype Architecture for a VLSI Level Zero Processing System |
author_sort |
Shi, Jianfei |
title |
Prototype Architecture for a VLSI Level Zero Processing System |
title_short |
Prototype Architecture for a VLSI Level Zero Processing System |
title_full |
Prototype Architecture for a VLSI Level Zero Processing System |
title_fullStr |
Prototype Architecture for a VLSI Level Zero Processing System |
title_full_unstemmed |
Prototype Architecture for a VLSI Level Zero Processing System |
title_sort |
prototype architecture for a vlsi level zero processing system |
publisher |
International Foundation for Telemetering |
publishDate |
1989 |
url |
http://hdl.handle.net/10150/614729 http://arizona.openrepository.com/arizona/handle/10150/614729 |
work_keys_str_mv |
AT shijianfei prototypearchitectureforavlsilevelzeroprocessingsystem AT grebowskygeraldj prototypearchitectureforavlsilevelzeroprocessingsystem AT hornerwardp prototypearchitectureforavlsilevelzeroprocessingsystem AT chesneyjamesr prototypearchitectureforavlsilevelzeroprocessingsystem |
_version_ |
1718323764504035328 |