Prototype Architecture for a VLSI Level Zero Processing System
International Telemetering Conference Proceedings / October 30-November 02, 1989 / Town & Country Hotel & Convention Center, San Diego, California === While the complete process of preparing telemetry data for delivery to NASA's customers requires a number of steps or levels (level 0,1,...
Main Authors: | Shi, Jianfei, Grebowsky, Gerald J., Horner, Ward P., Chesney, James R. |
---|---|
Other Authors: | RMS Technologies, Inc. |
Language: | en_US |
Published: |
International Foundation for Telemetering
1989
|
Online Access: | http://hdl.handle.net/10150/614729 http://arizona.openrepository.com/arizona/handle/10150/614729 |
Similar Items
-
IMPLEMENTATION OF A VLSI LEVEL ZERO PROCESSING SYSTEM UTILIZING THE FUNCTIONAL COMPONENT APPROACH
by: Shi, Jianfei, et al.
Published: (1991) -
VLSI High Speed Packet Processor
by: Grebowsky, Gerald J., et al.
Published: (1988) -
High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems
by: Wong, Catherine Grace
Published: (2004) -
VLSI Implementation of Microstimulator Prototype
by: Cheng-Ta Chiang, et al.
Published: (2001) -
VLSI parallel processing architectures
by: Spray, Andrew J. C.
Published: (1990)