New Model for Simulating Impact of Negative Bias Temperature Instability (NBTI) in CMOS Circuits
abstract: Negative Bias Temperature Instability (NBTI) is commonly seen in p-channel transistors under negative gate voltages at an elevated temperature. The interface traps, oxide traps and NBTI mechanisms are discussed and their effect on circuit degradation and results are discussed. This thesis...
Other Authors: | Padala, Sudheer (Author) |
---|---|
Format: | Dissertation |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/2286/R.I.27468 |
Similar Items
-
Design of Negative Bias Temperature Instability (NBTI) Tolerant Register File
by: Kothawade, Saurahb
Published: (2012) -
Negative bias temperature instability (NBTI) experiment
by: Schuster, Christopher Mark.
Published: (2012) -
Study of Carrier Transport and Negative Bias Temperature Instability (NBTI) of Nanoscale Process-Strained Si (PSS) CMOSFETs
by: Hong-Nien Lin, et al.
Published: (2006) -
Impact of Bias Temperature Instability and Random Telegraph Noise on CMOS Logic Circuits
by: Matsumoto, Takashi
Published: (2015) -
Experiments and simulations on negative/positive bias temperature instability in 28nm CMOS devices
by: Bayat, Shahin
Published: (2015)