A gate matrix approach to VLSI logic layout
Main Author: | Gani, Sohail M. |
---|---|
Published: |
University of Essex
1990
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.238380 |
Similar Items
-
Application of analytical placement techniques for floorplanning in VLSI design
by: Almohanadi, A. H.
Published: (1989) -
Finite element simulation of VLSI interconnections with application to reliability design optimisation and electromigration modelling
by: Trattles, John T.
Published: (1993) -
A computer algorithm for the optimal layout of uncommitted logic arrays
by: Moussa, M. A. A. El.-K.
Published: (1984) -
A layout module for a silicon compiler
by: Liesenberg, H. K. E.
Published: (1985) -
The development of a high-level synthesis system for concurrent VLSI systems
by: Bergamaschi, Reinaldo Alvarenga
Published: (1988)