Partial dynamic reconfiguration of FPGAs for systolic circuits
Main Author: | Cadenas Medina, Oswaldo |
---|---|
Published: |
University of Reading
2002
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.270913 |
Similar Items
-
Reconfigurable platform-based design in FPGAs for video image processing
by: Sedcole, Nicholas Peter
Published: (2006) -
An Enhanced Leakage Minimization for PartiallyDynamically Reconfigurable FPGAs
by: Wei-le Lee, et al.
Published: (2010) -
Leakage-Aware Task Scheduling for Partially Dynamic Reconfigurable FPGAs
by: Chi-Feng Li, et al.
Published: (2007) -
Dynamic partial reconfiguration in fpgas for the design and evaluation of critical systems
by: Cardona Cardona, Luis Andrés
Published: (info) -
Characterization of Partial and Run-Time Reconfigurable FPGAs
by: Fazzoletto, Emilio
Published: (2016)