Test architecture design and optimization for three-dimensional system-on-chips.
Jiang, Li. === "October 2010." === Thesis (M.Phil.)--Chinese University of Hong Kong, 2010. === Includes bibliographical references (leaves 71-76). === Abstracts in English and Chinese. === Abstract --- p.i === Acknowledgement --- p.ii === Chapter 1 --- Introduction --- p.1 === Chapter...
Other Authors: | Jiang, Li. |
---|---|
Format: | Others |
Language: | English Chinese |
Published: |
2010
|
Subjects: | |
Online Access: | http://library.cuhk.edu.hk/record=b5894366 http://repository.lib.cuhk.edu.hk/en/item/cuhk-327136 |
Similar Items
-
Design exchange formats for assessing ohmic drops and thermal profiles in three dimensional integrated circuits
by: Bazaz, Rishik
Published: (2013) -
Yield and reliability enhancement for 3D-stacked ICs.
Published: (2013) -
Three dimensional stereo display systems.
Published: (1992) -
Clustering-based force-directed algorithms for three-dimensional graph visualization
by: Lu, Jia Wei
Published: (2018) -
A Multiprocessor three-dimensional graphics systems.
Published: (1991)