RHINO: reconfigurable hardware interface for computation and radio
Field-programmable gate arrays, or FPGAs, provide an attractive computing platform for software-defined radio applications. Their reconfigurable nature allows many digital signal processing (DSP) algorithms to be highly parallelised within the FPGA fabric, while their customisable I/O interfaces all...
Main Author: | Scott, Simon |
---|---|
Other Authors: | Langman, Alan |
Format: | Dissertation |
Language: | English |
Published: |
University of Cape Town
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/11427/11428 |
Similar Items
-
RHINO software-defined radio processing blocks
by: Tsoeunyane, Lekhobola Joachim
Published: (2016) -
Putting the pieces together: the systematic development of a software defined radio toolflow for the Rhino project
by: Inggs, Gordon Eric
Published: (2015) -
Implementation of reconfigurable viterbi decoders in hardware
by: Noor Batcha, Mohamed Farid
Published: (2010) -
Tao--an architecturally balanced reconfigurable hardware processor
by: Huang, Andrew S. (Andrew Shane)
Published: (2005) -
The development of a node for a hardware reconfigurable parallel processor
by: Van Schaik, Carl Frans
Published: (2016)