The development of a node for a hardware reconfigurable parallel processor
This dissertation concerns the design and implementation of a node for a hardware reconfigurable parallel processor. The hardware that was developed allows for the further development of a parallel processor with configurable hardware acceleration. Each node in the system has a standard microprocess...
Main Author: | Van Schaik, Carl Frans |
---|---|
Other Authors: | Inggs, Michael |
Format: | Dissertation |
Language: | English |
Published: |
University of Cape Town
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/11427/18411 |
Similar Items
-
Tao--an architecturally balanced reconfigurable hardware processor
by: Huang, Andrew S. (Andrew Shane)
Published: (2005) -
A reconfigurable arithmetic processor
by: Fiske, James Alexander Stuart
Published: (2005) -
Development of a parallel SAR processor on a Beowulf cluster
by: Bennett, Thomas Gerald Hart
Published: (2014) -
RHINO: reconfigurable hardware interface for computation and radio
by: Scott, Simon
Published: (2015) -
A data servicing subsystem for the Chidi reconfigurable processor
by: Lee, Mark (Mark Chung-Tao), 1975-
Published: (2009)