TEMPERATURE AND LEAKAGE AWARE TECHNIQUES TO IMPROVE CACHE RELIABILITY
Decreasing power consumption in small devices such as handhelds, cell phones and high-performance processors is now one of the most critical design concerns. On-chip cache memories dominate the chip area in microprocessors and thus arises the need for power efficient cache memories. Cache is the sim...
Main Author: | Akaaboune, Adil |
---|---|
Format: | Others |
Published: |
OpenSIUC
2012
|
Subjects: | |
Online Access: | https://opensiuc.lib.siu.edu/dissertations/446 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=1446&context=dissertations |
Similar Items
-
Performance and Power Optimizations for Highly Reliable Caches
by: Azizabadifarahani, Seyedmostafa
Published: (2013) -
PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE
by: Sreekala K.S, et al.
Published: (2015-10-01) -
Improving Security and Reliability in Merkle Tree-Based Online Data Authentication with Leakage Resilience
by: Dongyoung Koo, et al.
Published: (2018-12-01) -
Tolerating Sensitive-Leakage With Larger Plaintext-Space and Higher Leakage-Rate in Privacy-Aware Internet-of-Things
by: Mingwu Zhang, et al.
Published: (2018-01-01) -
Gas Seal Leakage at High Temperature: A Labyrinth Seal and an All-Metal Complaint Seal of Similar Clearance
by: Anderson, Alain
Published: (2013)