PHY Link Design and Optimization For High-Speed Low-Power Communication Systems

PHY Link Design and Optimization For High-Speed Low-Power Communication Systems

The ever-growing demands for high-bandwidth data transfer have been pushing towards advancing research efforts in the field of high-performing communication systems. Studies on the performance of single chip, e.g. faster multi-core processors and higher system memory capacity, have been explored....

Full description

Bibliographic Details
Main Author:	Fang, Yuan
Format:	Others
Language:	English en
Published:	2015
Online Access:	https://tuprints.ulb.tu-darmstadt.de/4437/1/2013_11_21_dissertation_yuan.pdf Fang, Yuan <http://tuprints.ulb.tu-darmstadt.de/view/person/Fang=3AYuan=3A=3A.html> (2015): PHY Link Design and Optimization For High-Speed Low-Power Communication Systems.Darmstadt, Technische Universität, [Ph.D. Thesis]

Similar Items

PHY Design and Implementation of a Galvanic Coupling Testbed for Intra-Body Communication Links
by: Anna Vizziello, et al.
Published: (2020-01-01)

Joint DLL and PHY layer design in wireless communications
by: Hwang, Ji Won
Published: (2014)

dPHI: An improved high-speed network-layer anonymity protocol
by: Bajic Alexander, et al.
Published: (2020-07-01)

A High Speed and Low Power Pipelined ADC for Powerline Communication System
by: Ching-Fong Lin, et al.
Published: (2012)

Low Power and High Speed FFT Design for UWB
by: Hsien-Han Chiang, et al.
Published: (2006)

The Design of Low-Power High-Speed Low-Noise PFD_CP_SC_PLL
by: Sheng-Yuan Cheng, et al.
Published: (2007)

A study of the PHI PHI system in hadronic interactions
by: Thompson, I. R. M.
Published: (1984)

Secure PHY Layer Key Generation in the Asymmetric Power Line Communication Channel
by: Federico Passerini, et al.
Published: (2020-04-01)

Design of high speed low voltage data converters for UWB communication systems
by: Lee, Choong Hoon
Published: (2006)

A low-power low-cost OOK transceiver and a high speed low- power SAR ADC for Powerline communication system
by: Ying-Ju Lee, et al.
Published: (2015)

High-Speed and Low-Power SIMD Multipliers
by: Yuan-Ting Fu, et al.

High-Speed and Low-Power SIMD Multipliers
by: Yuan-Ting Fu, et al.
Published: (2005)

High Speed Serial Link for Inter-Chip Communication
by: Bo-Shen Yu, et al.
Published: (2002)

Design of 10 bits High Speed Pipelined ADC for Power-Line Communication System
by: Tung-Hung Sung, et al.
Published: (2013)

Design techniques for high-speed low-power wireline receivers
by: Zargaran Yazd, Arash
Published: (2013)

Design techniques for high-speed low-power wireline receivers
by: Zargaran Yazd, Arash
Published: (2013)

Design techniques for high-speed low-power wireline receivers
by: Zargaran Yazd, Arash
Published: (2013)

Low power design techniques for high speed pipelined ADCs
by: Lingam, Naga Sasidhar
Published: (2009)

Design and Application of the Low-Power/High-Speed PLA and ROM
by: Ching-Rong Chang, et al.
Published: (2002)

Design of High-Speed and Low-Power CMOS Miniature Equalizers
by: Lee, Chi Chou, et al.
Published: (2014)

Design of High-Speed and Low-Power Analog-to-Digital Converters
by: Chin-Yu Lin, et al.
Published: (2016)

Link-signature in Physical Layer Security and Its Applications for PHY-key Generation, PHY-authentication, and Discriminatory Channel Estimation
by: Albehadili, Abdulsahib
Published: (2020)

Transceiver implementation for low-speed power line communication
by: Zong-Han Chou, et al.
Published: (2009)

Design of Low-Power High-Resolution Sigma-Delta Modulators for Low-Speed Low-Noise and High-Speed Multi-Mode Applications
by: Hsin Liang Chen, et al.
Published: (2009)

Dynamic Power-Saving Adaptive Decision Feedback Equalizer Design for High-Speed Communication Systems
by: Bor-Ming Wang, et al.
Published: (2003)

FMT system design for high speed rail communication
by: Chun-Yen Hsieh, et al.
Published: (2010)

Introduction to Robust, Reliable, and High-Speed Power-Line Communication Systems
by: Katayama, Masaaki
Published: (2001)

Design of High‐Speed, Low‐Power, Nyquist Analog‐to‐Digital Converters
by: Sundström, Timmy
Published: (2009)

A low power and high speed decoder design based on FPGA
by: Zhou Songjiang, et al.
Published: (2018-04-01)

Analysis and Comparison of Adders and Multipliers for Low Power High Speed Design
by: Wang, Peng Cheng, et al.
Published: (1996)

Low-power high-speed on-chip bus design with minimum spacing
by: Hsu, Keng-Chia, et al.
Published: (2013)

Consensus Distributionally Robust Optimization With Phi-Divergence
by: Shunichi Ohmori
Published: (2021-01-01)

A robust high speed serial PHY architecture with feed-forward correction clock and data recovery
by: Redman-White, William, et al.
Published: (2009)

PHY-Aided Secure Communication via Weighted Fractional Fourier Transform
by: Lei Ni, et al.
Published: (2018-01-01)

Mac-Phy Cross-Layer analysis and design of Mimo-Ofdm Wlans based on fast link adaptation
by: Martorell Lliteras, Gabriel
Published: (2013)

A PHY Layer Security Analysis of a Hybrid High Throughput Satellite With an Optical Feeder Link
by: Elmehdi Illi, et al.
Published: (2020-01-01)

Development of the Low Speed Power Line Communication Technology on Home Automation System for The Disable
by: Tsung-i Ko, et al.
Published: (2005)

A low cost asynchronous eye diagram reconstruction system for high speed links
by: Zheng, Shijie, M. Eng. Massachusetts Institute of Technology
Published: (2014)

Optimization and Design of Passive Link with Single Channel 25 Gbps Based on High-Speed Backplane
by: Jie Liu, et al.
Published: (2021-07-01)

Prototype Filter Design of FMT Systems for High Speed Communications
by: Jian-Hong Chen, et al.
Published: (2011)