Design and Performance Evaluation of Network-on-Chip Communication Protocols and Architectures
The scale down of transistor technology allows microelectronics manufacturers such as Intel and IBM to build always more sophisticated systems on a single microchip. The classical interconnection solutions based on shared buses or direct connections between the modules of the chip are becoming obs...
Main Author: | Concer, Nicola <1980> |
---|---|
Other Authors: | Bononi, Luciano |
Format: | Doctoral Thesis |
Language: | en |
Published: |
Alma Mater Studiorum - Università di Bologna
2009
|
Subjects: | |
Online Access: | http://amsdottorato.unibo.it/1235/ |
Similar Items
-
An architecture for scaling ontology networks
by: Adamou, Alessandro <1979>
Published: (2013) -
Cross-layer optimizations in multi-hop ad hoc networks
by: Di Felice, Marco <1980>
Published: (2008) -
Multi Processor Systems On Chip with Configurable Hardware Acceleration
by: Rossi, Davide <1982>
Published: (2012) -
Definition, realization and evaluation of a software reference architecture for use in space applications
by: Panunzio, Marco <1982>
Published: (2011) -
Algorithms for network design and routing problems
by: Bartolini, Enrico <1981>
Published: (2009)