Text this: Memory Hierarchy Design for Next Generation Scalable Many-core Platforms