Jitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
In the design of voltage-controlled oscillators (VCOs) for communication systems, timing jitter is of major concern since it is the largest contributor to the bit-error rate. The latest deep submicron processes provide the possibility of higher oscillator speed at the cost of increased device noise...
Main Author: | Liu, Chengxin |
---|---|
Other Authors: | John A. McNeill, Advisor |
Format: | Others |
Published: |
Digital WPI
2006
|
Subjects: | |
Online Access: | https://digitalcommons.wpi.edu/etd-dissertations/19 https://digitalcommons.wpi.edu/cgi/viewcontent.cgi?article=1018&context=etd-dissertations |
Similar Items
-
Implementation of a Digital TRNG Using Jitter Based Multiple Entropy Source on FPGA
by: A. M. Garipcan, et al.
Published: (2019-09-01) -
Multi-Loop-Ring-Oscillator Design and Analysis for Sub-Micron CMOS
by: Pankratz, Erik
Published: (2012) -
Low Power True Random Number Generator through Ring Oscillator for IoT and Smart Card Applications
by: G. Morankar
Published: (2021-09-01) -
Estimation of Jitter Effects in Oscillators and Frequency Synthesizers Due to Prototypical Perturbation Sources
by: Janczak, Teresa Krystyna
Published: (2005) -
A Ring Oscillator Based Truly Random Number Generator
by: Robson, Stewart
Published: (2013)