Enhanced p-MOSFET performance using strained-Si on SiGe virtual substrates grown by low energy plasma enhanced chemical vapor deposition
Enhancements of up to 100% in transconductance, mobility and on-current performance are demonstrated for p-MOSFET devices using strained-Si on virtual substrates of Si0.85Ge0.15 and Si0.8Ge0.2 compared to standard bulk silicon devices. A standard 0.25 µm high-thermal budget process has been used wit...
Main Authors: | Temple, M.P (Author), Paul, D.J (Author), Tang, Y.T (Author), Waite, A.M (Author), Cerrina, C (Author), Evans, A.G.R (Author), Grasby, T.J (Author), Parker, E.H.C (Author), von Känel, H (Author), O'Neill, A.G (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
2005.
|
Subjects: | |
Online Access: | Get fulltext Get fulltext |
Similar Items
-
High-Performance nMOSFETs Using a Novel Strained Si/SiGe CMOS Architecture
by: Olsen, S.H, et al.
Published: (2003) -
Thermal oxidation of strained Si/SiGe: impact of surface morphology and effect on MOS devices
by: Olsen, S.H, et al.
Published: (2004) -
Optimization of alloy composition for high-performance strained-Si-SiGeN-channel MOSFETs
by: Olsen, Sarah H., et al.
Published: (2004) -
Compressively-strained, buried-channel $Si_{0.7}$Ge$_{0.3}$ p-MOSFETs fabricated on SiGe virtual substrates using a 0.25 µm CMOS process
by: Temple, Matthew P., et al.
Published: (2004) -
Simulation and optimisation of SiGe MOSFETs
by: Zhao, Yinpeng
Published: (2000)