Sequence-aware watermark design for soft IP embedded processors
This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks i...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
2015-03-20.
|
| Subjects: | |
| Online Access: | Get fulltext Get fulltext |
| Summary: | This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks in soft IP Embedded Processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor are introduced, and their impact on correlation results is demonstrated. Measurement experimental results from FPGA and ASIC validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided and an application specific watermark implementation is proposed. |
|---|