Showing 1 - 1 results of 1 for search 'COMPUTER AIDED DESIGN INTERMEDIATE', query time: 0.82s Refine Results
  1. 1
    Assertion-checker synthesis for hardware verification, in-circuit debugging and on-line monitoring
    by Boulé, Marc
    Published 2008
    “... are becoming an indispensable means of verifying the correctness of increasingly complex digital designs...”
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search