Showing 121 - 140 results of 1,017 for search 'DIGITAL LOGIC DESIGN WITH HDL', query time: 0.95s Refine Results
  1. 121
    Tri-state gates in logical networks
    by Aglietti, Robert B.
    Published 2016
    “...Several methods were presented to facilitate the use of tri-state gates in the design of logic...”
    Get full text
    Others
  2. 122
    A delay-efficient radiation-hard digital design approach using code word state preserving (cwsp) elements
    by Nagpal, Charu
    Published 2008
    Subjects: “...Radiation hardened design...”
    Get full text
    Others
  3. 123
    Separation logic for high-level synthesis
    by Winterstein, Felix
    Published 2016
    “...High-level synthesis (HLS) promises a significant shortening of the digital hardware design cycle...”
    Get full text
  4. 124
    Automatic complexity analysis of logic programs.
    by Lin, Nai-Wei.
    Published 1993
    Subjects: “...Logic programming....”
    Get full text
  5. 125
    Complementary JFET logic in silicon carbide
    by Habib, Hassan
    Published 2013
    “... to assess the potential improvements in performance of digital logic functions as a result of using CJFET...”
    Get full text
  6. 126
    Designing low power SRAM system using energy compression
    by Nair, Prashant
    Published 2013
    Subjects: “...Image processing Digital techniques...”
    Get full text
  7. 127
    Recycling clock network energy in high-performance digital designs using on-chip DC-DC converters
    by Alimadadi, Mehdi
    Published 2008
    “...Power consumption of CMOS digital logic designs has increased rapidly for the last several years...”
    Get full text
    Others
  8. 128
    Recycling clock network energy in high-performance digital designs using on-chip DC-DC converters
    by Alimadadi, Mehdi
    Published 2008
    “...Power consumption of CMOS digital logic designs has increased rapidly for the last several years...”
    Get full text
  9. 129
    Recycling clock network energy in high-performance digital designs using on-chip DC-DC converters
    by Alimadadi, Mehdi
    Published 2008
    “...Power consumption of CMOS digital logic designs has increased rapidly for the last several years...”
    Get full text
    Others
  10. 130
    The design and simulation of a superconductive, COSL compatible comparator and high-speed superconductive analog-to-digital converter
    by Powell, I. A. (Ian Allan)
    Published 2012
    Subjects: “...Analog-to-digital converters...”
    Get full text
    Others
  11. 131
    Design and Implementation of High-order Switched-Current MASH DSM with Digital Noise-Cancellation Circuit and Decimator
    “... MASH DSMs. The DNCC of 2-1 MASH DSM involves a logic circuit designed with the help of the proposed...”
    Get full text
    Others
  12. 132
    Automated design flow for applying triple modular redundancy in complex semi-custom digital integrated circuits
    Subjects: “...Semicustom design flow...”
    Get full text
    Others
  13. 133
    Automated design flow for applying triple modular redundancy in complex semi-custom digital integrated circuits
    Subjects: “...Semicustom design flow...”
    Get full text
    Others
  14. 134
    Automated design flow for applying triple modular redundancy in complex semi-custom digital integrated circuits
    Subjects: “...Semicustom design flow...”
    Get full text
    Others
  15. 135
    Arquitetura de co-projeto hardware/software para implementação de um codificador de vídeo escalável padrão H.264/SVC
    by Husemann, Ronaldo
    Published 2012
    Subjects: “...Vídeo digital...”
    Get full text
    Others
  16. 136
    Arquitetura de co-projeto hardware/software para implementação de um codificador de vídeo escalável padrão H.264/SVC
    by Husemann, Ronaldo
    Published 2012
    Subjects: “...Vídeo digital...”
    Get full text
    Others
  17. 137
    Arquitetura de co-projeto hardware/software para implementação de um codificador de vídeo escalável padrão H.264/SVC
    by Husemann, Ronaldo
    Published 2012
    Subjects: “...Vídeo digital...”
    Get full text
    Others
  18. 138
    Design and Implementation of a Pilot Signal Scanning Receiver for CDMA Personal Communication Services Systems
    by Blankenship, T. Keith III
    Published 2014
    Subjects: “...receiver design...”
    Get full text
    Get full text
    Others
  19. 139
    On designing coarse grain reconfigurable arrays to operate in weak inversion
    by Ross, Dian Marie
    Published 2012
    Subjects: “...Sub-Threshold Logic...”
    Get full text
  20. 140
    Pipeline Banyan: design, analysis and VLSI implementation.
    Published 1994
    Subjects: “...Integrated services digital networks...”
    Get full text
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search