-
1“...” in reconfigurable array processors is increasing. Traditionally, the use of multi-level shared Cache hardware design...”
Get full text
Article -
2“... parallel reading are designed. FIFO buffer is designed for prefetching memory data and reducing memory...”
Get full text
Article -
3“... on JESD204B protocol, this paper designs a high speed serial interface control layer circuit applied to 3...”
Get full text
Article