Showing 1 - 3 results of 3 for search 'ELECTRONICS DESIGN', query time: 0.56s Refine Results
  1. 1
    by Jiang Lin, Liu Yang, Shan Rui, Liu Peng, Geng Yurong
    Published 2018-12-01
    ...” in reconfigurable array processors is increasing. Traditionally, the use of multi-level shared Cache hardware design...
    Get full text
    Article
  2. 2
    by Han Mengqiao, Jiang Lin, Yang Bowen, Shan Rui, Geng Yurong
    Published 2019-05-01
    ... parallel reading are designed. FIFO buffer is designed for prefetching memory data and reducing memory...
    Get full text
    Article
  3. 3
    ... on JESD204B protocol, this paper designs a high speed serial interface control layer circuit applied to 3...
    Get full text
    Article