-
1by Choi, Mirue“...This thesis describes, in chronological order, the design and implementation of four separate...”
Published 2010
Get full text
-
2by Choi, Mirue“...This thesis describes, in chronological order, the design and implementation of four separate...”
Published 2010
Get full text
-
3
-
4
-
5
-
6
-
7by Martin, Labrecque“... and is usually performed with fixed-function custom-made ASIC chips. As communication protocols evolve rapidly...”
Published 2011
Get full text
-
8by Martin, Labrecque“... and is usually performed with fixed-function custom-made ASIC chips. As communication protocols evolve rapidly...”
Published 2011
Get full text
-
9
-
10
-
11
-
12
-
13
-
14
-
15by Wang, Danyao“...The increased demand for on-chip communication bandwidth as a result of the multi-core trend has...”
Published 2010
Get full text
-
16by Wang, Danyao“...The increased demand for on-chip communication bandwidth as a result of the multi-core trend has...”
Published 2010
Get full text
-
17by Soares, Livio“... structures, such as caches and look-aside buffers. The hierarchical (multi-leveled) design of processor...”
Published 2012
Get full text
-
18by Soares, Livio“... structures, such as caches and look-aside buffers. The hierarchical (multi-leveled) design of processor...”
Published 2012
Get full text
-
19by Ghobadi, Monia“... of centrally controlled Software-Defined Networks (SDNs), we ask whether we can take advantage...”
Published 2013
Get full text
-
20by Ghobadi, Monia“... of centrally controlled Software-Defined Networks (SDNs), we ask whether we can take advantage...”
Published 2013
Get full text