-
1“...碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 94 === Continuous-wave ( CW ) radar systems are more suitable...”
Get full text
Others -
2“... analysis and the VLSI architecture design of the packet scheduler. Currently, WFQ has excellent...”
Get full text
Others -
3“... of the designed system. The residue number system (RNS) offers carry-free, high degree of parallelism...”
Get full text
Others -
4“... the system performance. Besides, considering that the shared bus architecture can not supply the bandwidth...”
Get full text
Others -
5“... frequency. Besides, it is necessary to design a VLSI architecture for satisfying the requirements of modern...”
Get full text
Others -
6“... - {22n, 2n +1, 2n-1} to constitute the residue number system (RNS) to deal with external input digital...”
Get full text
Others -
7“... operand. The key factor for designing a practical RNS-based system is the choice of the moduli set...”
Get full text
Others -
8“...-design, we design an image processing software flow with our hardware system to implement a motion...”
Get full text
Others -
9“... VLSI architecture which is designed base on residue number system(RNS). The <2n-1,2n-3,2n+1,2n+1...”
Get full text
Others -
10“...碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 97 === Low power design of VLSI circuits has been identified...”
Get full text
Others -
11“... the system performance. This parallel labeling is suitable for VLSI architecture design. After the Verilog...”
Get full text
Others -
12“... kinds of VLSI designs. In particular, VLSI designs nowadays often adopt intensive pipelining techniques...”
Get full text
Others