Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access

by C. Vagionas, S. Markou, G. Dabos, T. Alexoudi, D. Tsiokos, A. Miliou, N. Pleros, G. T. Kanellos
Published 2013-01-01