Showing 1 - 20 results of 41 for search 'Jen-Wei Hsieh', query time: 0.18s Refine Results
  1. 1
    Segmented Instruction Compression and Decompression System
    by Jen-Wei Hsieh, 謝振威
    Published 2006
    Get full text
    Others
  2. 2
    The Innovation of Internet Business Model of Four Treasures of Study – A Case Study of W company in Managing Online Community
    by Jen-Wei Hsieh, 謝仁瑋
    Published 2014
    Get full text
    Others
  3. 3
    Reliability and Performance Issues for Flash Management
    by Jen-Wei Hsieh, 謝仁偉
    Published 2006
    Get full text
    Others
  4. 4
    Exploring the Factors Influencing Technology Adoption in Agricultural Biotechnology Industry
    by Jen-Wei Hsieh, 謝仁瑋
    Published 2011
    Get full text
    Others
  5. 5
    Read/Write Disturbance-Aware Design for MLC STT-RAM-based Cache
    by Yao-Hung Huang, 黃耀宏
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  6. 6
    Design of Duel-Mode MLC STT-RAM-based Cache
    by YU-SHAN HUANG, 黃郁珊
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  7. 7
    TSE: Two-Step Elimination for MLC STT-RAM Last-Level Cache
    by Hung-Tse Lee, 李宏澤
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  8. 8
    Design of MLC STT-RAM-based Last Level Cache to Reduce Read/Write Disturbances by Early Eviction and Swapping
    by Ping Cheng, 鄭評
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  9. 9
    Mitigating the Write Amplification Problem of Dual-mode Flash Memory
    by Ying-Jui Shih, 施英睿
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  10. 10
    Design of PPC Buffer for Diff-RAID/PPC
    by Hung-Li Lin, 林紘立
    Published 2018
    Other Authors: “...Jen-wei Hsieh...”
    Get full text
    Others
  11. 11
    Alternative Encoding: A Two-step Transition Reduction Scheme for MLC STT-RAM
    by Yueh-Ting Hou, 侯岳廷
    Published 2019
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  12. 12
    Reducing Write Stress of Flash Memory-based RAID System by Delta Compression and Parity Delay
    by Yin Chuang, 莊胤
    Published 2017
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  13. 13
    Locality-Aware SSD-Based RAID
    by Rui-Xiang Zhu, 朱瑞翔
    Published 2017
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  14. 14
    A Configurable Reliability Framework for Flash-Memory Based Storage Systems
    by Ming-xian Liu, 劉明峴
    Published 2011
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  15. 15
    HLC: Software-based Half-Level Cell Flash Memory
    by Han-Yi Lin, 林翰毅
    Published 2014
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  16. 16
    Performance and Reliability Enhanced SSD Storage System: Using HDD as Buffer
    by Po-wei Wu, 吳柏緯
    Published 2014
    Other Authors: “...Jen-wei Hsieh...”
    Get full text
    Others
  17. 17
    Dr. FTL: Flash Translation Layer with Adaptive Management for Deduplication and Replication
    by Hui-Tsung Chen, 陳暉宗
    Published 2014
    Other Authors: “...Jen-wei Hsieh...”
    Get full text
    Others
  18. 18
    Energy-Aware Scheduling for Multiprocessor Real-Time Systems
    by Yi-Zhan Lin, 林毅展
    Published 2010
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  19. 19
    Set-Based Management Scheme for MLC Flash Memory
    by Yu-Cheng Zheng, 鄭育丞
    Published 2010
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
  20. 20
    An Enhanced Leakage Minimization for PartiallyDynamically Reconfigurable FPGAs
    by Wei-le Lee, 李暐屴
    Published 2010
    Other Authors: “...Jen-Wei Hsieh...”
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search