Multi-Tap FlexHtree application in high performance CPU design
For high performance CPU design, especially on 16 nm and advanced process nodes, with the increase in the number of signoff corner, increasing the clock common path, improving the clock latency correlation on various RC corners, decreasing local skew of design, those are our common view. The Cadence...
Main Authors: | Peng Shutao, Huang Wei, Bian Shaoxian, Du Guangshan |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-08-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000087678 |
Similar Items
-
Clock tree synthesis for prescribed skew specifications
by: Chaturvedi, Rishi
Published: (2005) -
Case Studies on Clock Gating and Local Routign for VLSI Clock Mesh
by: Ramakrishnan, Sundararajan
Published: (2010) -
Clock Synchronization in Wireless Sensor Networks: An Overview
by: Ill-Keun Rhee, et al.
Published: (2009-01-01) -
A physical implementation method based on Innovus to improve chip performance
by: Bian Shaoxian, et al.
Published: (2019-08-01) -
Analysis and optimization of VLSI Clock Distribution Networks for skew variability reduction
by: Rajaram, Anand K.
Published: (2004)